Binary Synthesis with Runtime Dependence Validation

Shaoyi Cheng, <u>Qijing Huang</u>, John Wawrzynek University of California, Berkeley











Quality of Results





Quality of Results





Quality of Results



With understanding of HW and what HLS does

Design Effort



Quality of Results





Quality of Results









User-transparent Accelerator Integration



Program Binaries

• Non-invasive

Berkel

- Libraries without source code
- Languages not currently supported by HLS

Push the limit in ease of use: Program binaries as design entry

·····

Binary Synthesis

- Input: Program binaries and execution profiles
 - Assume no other user input
 - Leverage techniques from parallelizing compilers
 - Automatically exploit coarse-grained parallelism
- Targeting platforms: With shared CPU and FPGA address space
 - Existing FPGA SoCs -> ZynQ Platform
 - FPGA+Xeon Platform



When the memory locations accessed in loop iterations do not intersect





When the memory locations accessed in loop iterations do not intersect:





When the memory locations accessed in loop iterations do not intersect:



Potentially many address comparisons for aggressive parallelization.



When the memory locations accessed in loop iterations do not intersect



Our Target:

Regular computation kernels:

- → Affine array references
- Whether they intersect can be determined statically



Affine Array References

```
void foo(float* a, float* b, float* c){
for(int i = 0; i < 10; i++)
float sum = 0;
for(int j = 0; j < 10; j++)
{
    for(int k = 0; k < 10; k++)
    {
        sum += a[i * 10 + k] + b[k * 10 + j];
    }
    c[i * 10 + j] = sum;
}</pre>
```

Diophantine Equation:

$$a_0^+a_1^-x_1^+a_2^-x_2^+\dots a_n^-x_n^-$$

- $(b_0^+b_1^-y_1^+b_2^-y_2^+\dots b_n^-y_n^-) = 0 ?$

Affine function of the indices



Affine Array References

Omits the "restrict" keyword

```
void foo(float* a, float* b, float* c){
 for(int i = 0; i < 10; i++)</pre>
   float sum = 0;
   for(int j = 0; j < 10; j++)</pre>
     for(int k = 0; k < 10; k++)</pre>
       sum += a[i * 10 + k] + b[k * 10 + j];
     c[i * 10 + j] = sum;
```

Diophantine Equation:

$$a_0^+a_1^-x_1^+a_2^-x_2^+\dots a_n^-x_n^-$$

- $(b_0^+b_1^-y_1^+b_2^-y_2^+\dots b_n^-y_n^-) = 0$?

c + 4*i*10 + 4*j = a + 4*i'*10 + 4*k'?

Existing techniques for identifying parallelism:

→ GCD test, Banerjee's test, Omega test etc.



Challenges



Iteration Space: [r3_{initial}, r3+r6 ..., r5]

Equation:

Not Statically Solvable!



Offline Profiling



UNIVERSITY OF CALIFORNIA

Runtime Validation

... 14: ldr r4, [r0, r3] 18: ldr ip, [r1, r3] 1c: add ip, r4, ip 20: str ip, [r2, r3] 24: add r3, r3, r6 28: cmp r3, r5 2c: bne 14 x Rerun the Banerjee's test during the actual execution, before test accelerator starts

What if r0+r6 = r2 when the

FPGA accelerator is invoked?



A Two-phase Approach



Online Decision Model

Worst Case



- D, - E,

EST->CHECK->EXEsw

Experiments

- → Validate the binary based flow
- → Four regular kernels:
 - Gems FDTD Simulation, Matrix Multiplication, Sober Edge Detector, K-Nearest Neighbors
- → Vary the degree of parallelism to fill up the area
- → Vary the number of ports
- \rightarrow Quantify the runtime overhead
- → Compare against Software performance on Arm Cortex-A9 running at 667MHz



Results - Performance



- More aggressive parallelization -> higher performance
- Convolution is compute-bound



Results - Performance



Up to 9.5x Speedup

- Open more ports to memory -> higher performance
- GemsFDTD and KNN in larger size is memory-bound



Results - Runtime Overhead



Berkeley

Results - Runtime Overhead







Summary

Our binary synthesis flow:

- 1. Complements existing HLS flow
- 2. Generates design with good performance
- 3. Offloads computation in user transparent way
- 4. Improves the ease of use for FPGA

Future work:

- More aggressive optimizations with runtime validation methodology
- More complicated runtime generated binaries
- Apply to other heterogeneous platforms



Thanks!







Backup Slides

Process Network Generation

→ Transform sequential programs to process networks

- A parallel model of computation
- Processes executed concurrently
- Processes connected by FIFOs
 - Blocking reads
 - Blocking writes in real implementation





from Centralized to Distributed Control





System Integration

- → Leverage existing API for binary instrumentation (Dyinst):
 - 1. Supports both static and dynamic modification of binaries
- 2. Abstract away the details of the low-level machine code
- → Package the validation routine and accelerator invocation into a function
- → Redirect the binary to call the new function

May apply to other type of heterogeneous computing platforms.



A Two-phase Approach





Affine Array References

```
void foo(float* a, float* b, float* c){
 for(int i = 0; i < 10; i++)</pre>
   float sum = 0;
   for(int j = 0; j < 10; j++)</pre>
     for(int k = 0; k < 10; k++)</pre>
       sum += a[i * 10 + k] + b[k * 10 + j];
     c[i * 10 + j] = sum;
```

Diophantine Equation:

$$a_0^+a_1^-x_1^+a_2^-x_2^+\dots a_n^-x_n^-$$

- $(b_0^+b_1^-y_1^+b_2^-y_2^+\dots b_n^-y_n^-) = 0 ?$

c + 4*i*10 + 4*j = a + 4*i'*10 + 4*k'



Partitioning Algorithm for FPGA



- Collapse strongly connected components in CDFG
 - Obtain a directed acyclic graph (DAG)
- Perform topological sort on DAG
- Add a subgraph "boundary" when appropriate
 - After long latency SCCs. E.g. SCCs with multiply/floating point arith.
 - After long memory operation.